HI-2579LCIF — Holt MIL-STD-1553/1760 Dual Transceiver
Two bus channels and integrated transformers in one low-profile package.
Price: USD 757/pc | DC: 24+
3.3V single supply | Dual-redundant MIL-STD-1553 interface
24-pin LCC | −40°C to +85°C industrial grade
For FPGA-based 1553 interfaces, integrating the transceivers and transformers helps save board space and reduce component count. The FPGA or a dedicated protocol IC handles the protocol logic.
Looking for this exact part number? DM me with your required quantity and date-code requirements.
XCZU47DR-2FFVE1156I
AMD/Xilinx Zynq UltraScale+ RFSoC
$772/pc | Date code: 26+
In stock in Shenzhen
8-channel 14-bit RF-ADC, up to 5 GSPS
8-channel 14-bit RF-DAC, up to 9.85 GSPS
930K logic cells and 4,272 DSP slices
Quad-core Arm Cortex-A53 + dual-core Cortex-R5
For software-defined radios, 5G/MIMO development, satellite communications and RF test equipment.
RF converters, FPGA logic and Arm processing in one chip help simplify the signal chain and reduce board complexity.
Altera 10CL016YU256I7G
Cyclone 10 LP FPGA
$36 each, DC26+, Shenzhen stock
15,408 LEs, 504Kbit M9K memory, 56 × 18×18 multipliers, 4 PLLs and 162 I/Os in a 14 × 14mm U256 package.
A Tsinghua OS course project used the C8G version of the same 10CL016/U256 device to build a custom multi-cycle CPU and run a lightweight OS—complete with a BootLoader, UART I/O, timer interrupts and serial interrupts.
This 2026 batch already carries the new Altera top mark, part of the Cyclone 10 marking transition away from the previous Intel branding.
XC7Z035-2FFG676I
AMD Xilinx Zynq-7000 SoC FPGA
Price: USD 97 | Date code: 26+
Dual-core Arm Cortex-A9 + 275K logic cells
900 DSP slices | 8 GTX transceivers in FFG676
Industrial grade
A good fit for SDR, high-speed data acquisition, PCIe, video processing, industrial control, and ARM + FPGA acceleration.
A real example: the Z-7035 is used in ADI’s ADRV9361-Z7035 2×2 SDR platform.
On custom boards, most bring-up time usually goes into PS DDR, boot flow, PS-PL AXI, GTX clocks, JESD / PCIe links, and Vivado timing constraints
XC6VLX240T-1FFG1156I
AMD Xilinx Virtex-6 LXT FPGA
Price: USD 164 | Date code: 22+ | Stock available in Shenzhen
~241K logic cells | 768 DSP48E1 slices
20 GTX lanes in FFG1156 | Industrial grade
The XC6VLX240T/FFG1156 platform was used on Xilinx’s ML605 for DDR3, PCIe, FMC, Gigabit Ethernet, and high-speed serial development.
On real boards, most debug time usually goes into DDR3/MIG calibration, GTX clocking and link stability, PCIe setup, timing constraints, and keeping older ISE projects reproducible.
AG10KL144
AGM Micro Low-Cost FPGA
Price: USD 2.5 | Date code: 26+ | Stock available in Shenzhen
10K logic elements
Up to 414 Kbit embedded RAM
23 embedded 18 × 18 multipliers
2 PLLs, LVDS support
LQFP-144 package
A practical choice for protocol bridging, display timing, video interface conversion, industrial control, and test equipment where a larger FPGA would be unnecessary.
On real boards, most of the work usually goes into I/O voltage planning, PLL clocks, pin assignments, timing constraints, and getting JTAG or SPI configuration to boot reliably
I’m not exaggerating. Back in March, the AD9361BBCZ was only around $70, but now the average market price has risen to over $200
FPGAX Electronics retweeted
Muon Space is looking for an FPGA engineer for RF signal processing. Join a team of FPGA engineers and RF DSP engineers including myself to build state of the art RF instruments. Ability to access ITAR/EAR information required. DM me if you are interested or have questions.
As demand from AI and robotics continues to grow, the shortage of high-end capacitors will become increasingly severe. Another reason for my view is that I’m based in Huaqiangbei, where I can clearly see middlemen aggressively speculating on capacitors and driving up prices
LIFCL-40-8BG400C
Lattice CrossLink-NX FPGA
39K logic cells | Dual hard MIPI D-PHY | PCIe Gen2
Price: USD 31.34 | Date code: 2047 | Stock available in Shenzhen
Often used in multi-camera aggregation, MIPI CSI-2 bridging, camera interface conversion, and compact embedded vision systems.
On real boards, most of the setup time usually goes into D-PHY lane mapping, virtual channels, pixel clocking, and finding the right Radiant/IP version combination.
10CL016YU256C8G — Cyclone 10 LP Low-Power FPGA
Low cost, sufficient resources, and stable for mass production.
Available stock: 9 full packages, 714 pcs per package.
Some are irregular full packages.
Fresh date code: 26+
CXDQ3A8AM-CJ-A
CXMT DDR4 SDRAM
8Gbit DDR4 memory
1.14V to 1.26V supply range
1.6GHz clock, DDR4-3200 class
FBGA-78 package
0°C to +95°C operating range
Supports ODT, CRC, ZQ calibration, auto precharge, and asynchronous reset
Price: USD 18 | Date code: 23+
A practical fit for embedded computing, networking boards, industrial control, NVR/IP camera systems, ARM SoM platforms, and FPGA/SoC designs that still use discrete DDR4 memory.
Real bring-up is usually not about the DRAM capacity itself. The hard part is DDR4 layout, impedance control, length matching, Vref/VTT setup, power sequencing, memory controller training, and validating compatibility against Micron/Samsung/SK hynix-based original designs
LTM2884IY#PBF
ADI / Linear Technology Isolated USB μModule
USB Full-Speed / Low-Speed: 12 Mbps / 1.5 Mbps
2500VRMS isolation + integrated isolated DC/DC
1W bus-powered or up to 2.5W with external supply
44-lead BGA, industrial grade (-40°C to +85°C)
Price: USD 25 | Date code: 17+
Great for breaking USB ground loops in industrial/medical instruments, data acquisition, and isolated test interfaces.
Real-world trap: “USB 2.0 compatible” does not mean 480 Mbps High-Speed. Check peripheral speed, downstream power budget, and EMI/layout first.
XC7K325T-2FFG900I
AMD Xilinx Kintex-7 FPGA
326K logic cells, 840 DSP slices
16 GTX transceivers, industrial grade
Price: USD 41.8 | Date code: 25+
Commonly used for high-speed data acquisition: FMC ADC/DAC capture, real-time DSP, DDR3 buffering, and PCIe or 10GbE transport. Real bring-up usually comes down to GTX clocks, DDR3/MIG calibration, and timing constraints
XC7Z020-2CLG400I
AMD Xilinx Zynq-7000 SoC FPGA
Dual-core ARM Cortex-A9 + Artix-7 class FPGA fabric
~85K logic cells, 220 DSP slices, ~4.9 Mb Block RAM
CLG400 package, -2 speed grade, industrial temp grade
Price: USD 22.48 | Date code: 24+ | Stock available in Shenzhen
A strong fit for embedded Linux, industrial control, machine vision, motor control, edge I/O, and ARM + FPGA acceleration designs.
This Z-7020 class is widely seen in boards like Zybo Z7-20 and PYNQ-Z2, where Linux, Ethernet/USB, DDR3, HDMI, and FPGA logic are combined on one platform.
Real bring-up usually comes down to PS DDR setup, FSBL / boot mode, QSPI or SD boot, device tree, pin mux, PS-PL AXI bridges, clock/reset planning, and XDC constraints. Most issues are not about raw logic capacity, but about getting the ARM side and FPGA fabric to work cleanly together.
XC7A100T-2FGG484I
AMD Xilinx Artix-7 FPGA
~101K logic cells
240 DSP slices, ~4.86 Mb Block RAM
FGG484 package, 285 user I/Os
4 GTP transceivers, PCIe Gen2 capable
-2 speed grade, industrial temp grade
Price: USD 29.8 | Date code: 21+ | Stock available in Shenzhen
Price: USD 33 | Date code: 26+ | Stock available in Shenzhen
A solid fit for SDR, machine vision, low-end wireless backhaul, industrial I/O, PCIe capture cards, and protocol-bridging designs.
Real bring-up usually comes down to DDR3/MIG setup, GTP lane tuning, PCIe endpoint config, clocking/MMCM, XDC constraints, SPI flash boot, and board-level SI. Most issues are not about logic capacity, but timing, constraints, and high-speed interface details
XC7A100T-2FGG484I inquiry page:
fpgax.net/products/semicondu…
Send an RFQ there or DM me directly






























