Jesse Freund (@jpuppet) header
Jesse Freund (@jpuppet) profile picture

Product and corp comms @ Intel | Ex- Amazon, AWS, nvidia, Cisco, SUN, and WiReD | Backyard and front porch enthusiast

Joined May 2008
Photo by Jesse Freund (@jpuppet)Photo by Jesse Freund (@jpuppet)Photo by Jesse Freund (@jpuppet)Photo by Jesse Freund (@jpuppet)Photo by Jesse Freund (@jpuppet)Photo by Jesse Freund (@jpuppet)Photo by Jesse Freund (@jpuppet)Photo by Jesse Freund (@jpuppet)Photo by Jesse Freund (@jpuppet)Photo by Jesse Freund (@jpuppet)
.@Intel announced plans to acquire Classiq this week, in a move to more fully enable commercialization of its quantum computing technology after more than a decade of research and development as an Intel Labs initiative. The acquisition adds a critical software layer to Intel's Quantum portfolio, with the goal of bringing its technology to a broader commercial market. I had a chance to sit down with Intel and Classiq executives to learn more about the technology combination, Intel's roadmap, and where the companies see opportunities ahead. Sharing my latest HotTech Takeaways from that discussion here. And by the way, the hype right now might be on GPUs and other AI accelerators, but don't sleep on quantum computing's huge potential. $INTC linkedin.com/pulse/intels-cl…
1
2
357
Jesse Freund retweeted
Great EMIB conversation between @austinsemis and Ravi Mahajan. Favorite quote: "This was almost science fiction because the bridge I was talking about is roughly half the thickness of an A4 sheet of paper. So imagine being able to manipulate tiny strips of silicon like that."
🎙️ NEW EPISODE: How Intel Took EMIB From Science Fiction to High Volume: Intel Foundry's Ravi Mahajan Ravi Mahajan, a distinguished engineer at Intel Foundry, joins Austin to detail EMIB's 20-year journey from a "science fiction" concept to a high-volume manufacturing reality. - Organic package wire escape density at the die edge improved only about 10% per generation, so EMIB puts fine-pitch silicon in small patches at the die edges and leaves power to the substrate's thick metal - Production required five technologies to converge, including a custom 4-layer silicon process and dies half the thickness of an A4 sheet of paper - HBM was the first driver. Solve the highest-performance memory interconnect and the technology can "waterfall down" to everything else - The advantage over CoWoS is manufacturing scale. Small bridges replace a full-sized silicon interposer and its high cost and poor wafer utilization on large, multi-reticle AI packages - EMIB-T was in the original patent, using TSVs to fix the "torturous" power path around the bridge - EMIB is an Intel Foundry exclusive, and the roadmap includes top-side optics This episode is presented by @CrusoeAI. Crusoe's Serverless Fine-Tuning trains an open model like Llama, DeepSeek, or GLM on your own data, and you pay per million tokens, not per GPU hour. About $2 buys roughly 5M training tokens on smaller models. Get $5 in credit to start: semidoped.com/crusoe-x Chapters: 0:00 Intro: Ravi Mahajan 1:44 Pathfinding & The HIR Roadmap 7:58 The Two Drivers of EMIB 15:15 Decoupling I/O and Power 16:27 The 'Science Fiction' of EMIB 20:36 HBM as the Killer App 25:06 EMIB vs. CoWoS 31:44 Chiplets, UCIe, and Packaging Tiers 34:08 The EMIB Portfolio: T, M, Active 37:01 An Intel Foundry Exclusive 41:21 AI's Role in Packaging 43:26 Future: Top-Side Optics Get more of Austin and Vik daily, free! Sign up: daily.semidoped.com/ Connect with Vik and Austin: Vik's Paid Substack: viksnewsletter.com Austin's Paid Substack: chipstrat.com @austinsemis @vikramskr @Intel_Foundry
1
4
24
2,002
Jesse Freund retweeted
Intel announced it has entered into an agreement to acquire @ClassiqTech to advance scalable quantum computing. Combining Intel’s quantum software platform, silicon spin-qubit technology and advanced manufacturing expertise with Classiq’s automated quantum algorithm synthesis platform to help create a full-stack quantum computing platform, while continuing to support a modality-and hardware-agnostic software solution that enables an open and collaborative quantum software ecosystem - intel.com/content/www/us/en/…
42
87
34
456
70,536
$INTC is buying @classiqtech, Intel's first acquisition under Lip-Bu Tan. Not an AI deal. Quantum software. Terms weren't disclosed, and Intel expects to close in the first half of 2027. Thanks to Intel CTO @magicsilicon Pushkar Ranade and Classiq CEO Nir Minerbi for the brief. I'll be honest. When @LipBuTan1 came on board, I had no idea how long Intel quantum would be around. This answers it. Intel is doubling down and turning a research program into a business. Some thoughts: -This is a business buy, not a technology buy. Intel has spin qubits, Horse Ridge cryo-control chips and its own quantum SDK, but never built a business around them. Classiq brings 50-plus enterprise customers like AT&T, BMW and Comcast, 10-plus national programs and about 130 people. Pushkar told me that's twice the size of Intel's internal quantum team. -Intel bought the layer that wins regardless of which qubit wins. Classiq targets 50-plus systems and simulators across superconducting, trapped-ion, neutral-atom and spin. Smart, and a hedge on Intel's own spin bet. -Neutrality is everything. Classiq's investors include the venture arms of $AMD and $QCOM, plus $IONQ. Lip-Bu has called Classiq the Cadence of quantum. Cadence works because competing chip companies trust it with their designs. Intel says it will keep Classiq modality- and hardware-agnostic. Like I said about IonQ and SkyWater, it can't become viewed as captive. -IBM's Qiskit and NVIDIA's CUDA-Q mostly work at the circuit level. Classiq pitches itself as the design-automation layer above them, and it plugs into CUDA-Q instead of fighting it. -My colleague @Moor_Quantum says quantum no longer has a physics problem, it has a manufacturing problem. Hitachi plans to design 100-plus-qubit chips with Intel on an 18A-based quantum process. Nir's pitch to other qubit makers is Intel's foundry, simulation and controllers. IBM's Anderon is going after the foundry piece. -Intel's datacenter AI chip acquisitions, Nervana and Habana, didn't work out. This time, Pushkar told me he wants Nir to lead Intel's quantum business. Right call. I've said quantum is 5-7 years out for 15 years, and I'm sticking with it. That's why software matters now. Developers, apps and customers have to be in place before the hardware is ready. Intel missed mobile and this wave of DC GPU build out.. Lip-Bu doesn't want to miss quantum. Spin qubits, cryo-CMOS control, an 18A-based quantum process, its own SDK and now Classiq. Once this closes, Intel has a full quantum stack. Now it has to sell it.
13
31
3
178
12,196
Jesse Freund retweeted
Meet Googlebook. A new laptop experience from @Google and @Android, engineered for anything. Learn more 👉 intel.com/content/www/us/en/…
46
131
26
1,057
79,567
Jesse Freund retweeted
Live from #SplunkConf26 Wide ranging conversation yesterday between @jpatel41 and @LipBuTan1 covering everything from transformation underway at @intel, to capitalizing on new markets, relevance of CPU, agents, security. Worth a listen!
2
8
3
46
23,834
Jesse Freund retweeted
Tonight @Intel_Foundry & @ASMLcompany announced real progress on High NA EUV. With over 1 million wafers processed to date and High NA in production today, our collaboration is delivering value now while laying the foundation for future scaling. tomshardware.com/tech-indust…
3
7
283
Jesse Freund retweeted
The future of AI depends on a strong foundation. At AI Infra Summit 2026, we're highlighting the latest solutions from Intel Core, Intel Xeon, and Intel AI designed to support AI workloads across edge, enterprise, cloud, and physical AI. Learn more: ms.spr.ly/6018auXAG
18
23
7
108
30,136
Jesse Freund retweeted
Now is the time to visit the Ballard Locks fish ladder: Thousands of Chinook salmon have passed through this August, including more than 2,500 counted during one five-day stretch. myballard.com/2026/08/25/tho…
3
26
1,606
AI-scale workloads are putting greater pressure on data center CPUs to deliver more performance within fixed power limits. That makes transistor architecture and power delivery key factors in determining how effectively process improvements translate into real processor performance. In partnership with @intel, @TheFuturumGroup examines how Intel’s 18A-P process combines RibbonFET transistors with PowerVia backside power delivery to improve operating frequency at low voltage. The brief explores the silicon-validated results behind these technologies and what they mean for Diamond Rapids, Intel’s next-generation Xeon platform. ⏯️ Explore the key findings, and use the link to download the full brief: 👉 bit.ly/4xjx4GC #Semiconductors #DataCenter #Intel #AIInfrastructure #Futurum
3
2
13
4,846
Jesse Freund retweeted
Get ready for an exclusive look behind the scenes of developing Intel Core Ultra Series 3 processors. The Making of Panther Lake documentary premieres August 26 at 12pm PT on Intel Tech YouTube. Join us for the watch party on the Intel Insiders Discord: ms.spr.ly/6018aOcQr
16
3
109
4,782
Jesse Freund retweeted
At #HotChips2026, Intel is showcasing three upcoming architectures spanning the rack to the edge, including two processors powered by Intel Foundry technologies such as Intel 18A, Intel 18A-P, Foveros Direct 3D packaging, and more. ms.spr.ly/6019aOePU #IntelFoundry
29
1
122
3,542
Jesse Freund retweeted
Worth re-sharing the blog post from June published around VLSI. Lots of good info on Intel 18A-P and other research! community.intel.com/t5/Blogs…
1
1
255
Jesse Freund retweeted
Hot Chips is going to be a CPU rock fight. $INTC Diamond Rapids has entered the chat in the white paper "Multi-turn Agents require Max Sustained Thread Performance at Rack Scale" ahead of its Hot Chips coming out party on Monday. A direct response to the Vera Max Single-Threaded thesis. AMD has a claim to the full agent loop as well but will be focusing on GPUs at HC. Intel argues that different CPU profiles should be routed within a single agent loop. That allows the volume of agents per rack to increase. This seems to point to the Rackscale Blueprints teased at Computex. Introducing alternative benchmarks like Agents Per Rack puts SPEC benchmarks aside for now. So the debate should be lively.
8
25
5
121
21,894
New Analyst Insight from @PatrickMoorhead on @intel's foundry buildout shows what it really takes to manufacture leading-edge chips: 🔹billions in investment 🔹years of development 🔹specialized equipment 🔹advanced packaging 🔹precise execution 📌Read the full analysis on Intel's progress with Fab 52, Intel 18A, 18A-P, and 14A, and what comes next: moorinsightsstrategy.com/int…
3
9
2
53
31,511
Jesse Freund retweeted
Intel is proud to join the growing coalition advocating for the continued development and availability of open-weight AI models. We support this effort because open ecosystems have, for decades, accelerated innovation, expanded opportunity, and strengthened American technology leadership. ms.spr.ly/6017vhjlX
9
49
3
276
40,947
Jesse Freund retweeted
Intel Foundry has completed the RAMP-C program, advancing trusted semiconductor manufacturing in the U.S. With validated prototypes and Intel 18A, RAMP-C helps pave the way for Secure Enclave and secure, high-volume production. Learn more: ms.spr.ly/6018v7JPp #IntelFoundry
2
37
3
180
41,565
Jesse Freund retweeted
Built for advanced manufacturing. Recognized for excellence. Arizona's Fab 52 continues to earn industry recognition, including Engineering News-Record's Project of the Year and Excellence in Safety awards, plus Phoenix Business Journal's 2026 Project of the Year. ms.spr.ly/6010v7J10 #IntelFoundry
3
33
7
195
41,404
Jesse Freund retweeted
“We delivered a strong second quarter, exceeding our financial guidance on robust demand and improved execution, including volume upside driven by higher factory yields and improved cycle times,” said @dzinsner, Intel CFO. Read more about our business highlights from Q2 2026: ms.spr.ly/6019vASrb
10
30
4
196
42,194
Jesse Freund retweeted
Delighted to partner with my close friend Ken Xie, founder and CEO of @Fortinet. @intel will collaborate with Fortinet to design and manufacture Fortinet Security Processor 6 (SP6). Excited to leverage Intel's advanced design and manufacturing capability to create purpose-built silicon to enable the next generation of cybersecurity innovation!
27
54
5
481
37,801