colony.technology (@speedrunpapi) header
colony.technology (@speedrunpapi) profile picture

redefining when is possible. ᑕ. = exact arithmetic circuit verification/state contraction SHA256/Circom/R1CS/ONNX/Verilog

outside the search space
Joined October 2026
We split the carry table for 7-bit addition into seven films of light. Each bright cell counts carries. The triangles are the overflow condition at successive bits, and the top bit can depend on all the input bits below it. #arithmetic #FPGA colony.technology/engineerin…
1
1
1
2
70
nine epfl arithmetic records, one method family. div depth 170 → 58 levels. mult depth 25 → 11. hyp 36,451 → 24,898 luts. built constructively, each with a proof that replays in seconds. github.com/lmtlssss/speedrun…
1
1
56